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ABSTRACT
As the technology is shrinking toward 50 nm and the working fre-
quency is going into multi gigahertz range, the effect of intercon-
nects on functionality and performance of system-on-chips is becom-
ing dominant. More speciﬁcally, distortion (integrity loss) of signals
travelingonhigh-speedinterconnectscannolongerbeignored. In this
paper, we propose a new fault model, called multiple transition, and
its correspondingtest pattern generation mechanism. We also extend
the conventionalboundaryscanarchitectureto allow testing signalin-
tegrity in SoC interconnects. Our extended JTAG architecturecollects
and outputsthe integrityloss informationusing theenhancedobserva-
tion cells. The architecturefully complies with the JTAG standardand
can be adopted by any SoC that is IEEE 1149.1 compliant.
I. INTRODUCTION
The number of cores and modules on a system-on-chip (SoC) is
rapidly growing and therefore, the number of interconnects is inten-
sively increased. Use of nanometer technology in SoCs magniﬁes the
cross coupling effects between the interconnects. These effects are
coupling capacitance and mutual inductance and they may affect the
integrity of a signal by creating noise and delay. The noise effect can
cause overshoot and ringing. Slowdown and performance degradation
are the result of delay effect. If signal integrity losses (noise and de-
lay) on an interconnect are between the deﬁned safe margin, they are
acceptable. Otherwise, they may causean intermittent logic-error, per-
formance degradation, shorter life time and reliability concern [1].
Process variations and manufacturing defects lead to noise and de-
lay effects [2]. The goal of design for deep submicron (DSM) phase
is to minimize noise and delay. However, due to its complexity it is
impossible to check and ﬁx all possible signal integrity problems dur-
ing the DSM design validation/analysis phase. Process variations and
manufacturing defects may lead to an unexpectedincreasein coupling
capacitancesand mutual inductancesbetween interconnects. It results
in loss of signal integrity as glitches and delay effects, which may in-
termittently cause logic-error and failure of the chip.
In recentyears,there havebeensomeresearchin the signalintegrity
area to modelandtestnoiseanddelay [3][4] [5] [7]. Regardlessofthe
methods to detect integrity loss, we need a mechanism to manage the
test sessionwithin or independentof othertest sessionsfor a SoC.The
signals carrying noise and delay at the end of the interconnect should
becarefully tested. Therefore,atleastappropriatesensor/detectorcells
are needed to test the signal. There are thousands of short, medium
and long interconnects in an SoC and managingthe test process of the
interconnects is very important. One of the best choices is boundary
scantest methodology,IEEE 1149.1 [6], that helpstest designerto use
the capability of accessing interconnects, applying test patterns and
reading out the test results.
A. Prior Work
￿Signal Integrity Analysis: Various signal integrity problems have
been studied previously for radio frequency circuits and recently for
high-speed deep-submicron VLSI chips. Maximum aggressor (MA)
fault model[7] is oneof the faultmodelsproposedfor crosstalk. Anal-
ysis of crosstalk is described in [8] [9]. Analysis of interconnect de-
fectscoverageoftestsetsisexplainedin [8]. Theyaddresstheproblem
of evaluating the effectivenessof test sets to detectcrosstalk defectsin
interconnections of deep submicron circuits. Several researchers have
worked on test pattern generation for crosstalk noise and delay and
signal integrity [10] [11] [12]. There is a long list of possible design
and fabrication solutions to reduce signal integrity problems on the
interconnect. None guaranteesto resolve the issue perfectly [1].
￿Test methodologies: Several self-test methodologies have been de-
veloped to test interconnects for signal integrity in high-speed SoCs.
At-speedtestofcrosstalkinchipinterconnects[3], testinginterconnect
crosstalkdefects usingon-chipprocessor[5], a BIST to test longinter-
connectsfor signal integrity [4] and using boundaryscanand IDDT for
testing bus [13] are some of the proposed methods. The experiments
show that short interconnectsas well as long interconnectsare suscep-
tible to the integrity problem. Therefore, in near future methodologies
for testing both short and long interconnects are required.
￿Integrity Loss Sensor (ILS) Cell: Due to more and more concerns
about signal integrity loss in gigahertz chips, researchers presented
various on-chip sensors. Many of such integrity loss sensors(ILS) are
ampliﬁer-based circuits capable of detecting violation of voltages and
delaythresholds. ABIST (built-in self-test) structure usingDﬂip-ﬂops
has been proposed to detect the propagation delay deviation of oper-
ational ampliﬁers [16]. In [13] a built-in sensor is integrated within
the system. The sensor is an on-chip current mirror converting the
dissipated charges into the associated test time.
The authors in [17] presented a more expensive but more accurate
circuits to measure jitter and skew in the range of few picoseconds.
The authors in [18] presented a sample and hold circuit that probes
the voltage directly within the interconnects. The work presented in
[4] proposed two cells, called noise detector (ND) and skew detector
(SD) cells,basedonamodiﬁedcross-coupledPMOSdifferential sense
ampliﬁer. These cells sit physically near the end of an interconnect
and samples the actual signal plus noise. To detect delay violation,
an integrity loss sensor (called ILS) has been designed in [20] which
is ﬂexible and tunable. The acceptable delay region is deﬁned as the
time period from the triggering clock edge during which all output
transitions must occur.
￿BoundaryScanApplication: Most of the early work in testing inter-
connect using boundary scan method focused on the development of
deterministic test for interconnect faults at board level. BIST test pat-
tern generators for board level interconnect testing and delay testing
are proposed in [14] and [15], respectively. A modiﬁed boundary-
scan cell using an additional level sensitive latch (called Early Capture
Latch or ECL) was proposedin [15] for delay fault testing.
IEEE 1149.4 mixed-signal test bus standard [23] was purposed to
allow accessesto the analog pins of a mixed-signal device. IEEE std.
P1149.6 provides a solution for testing AC-coupled interconnects be-
tween integrated circuits on printed circuit boards and in systems [24].
A test methodology targeting bus interconnects defects using IDDT
and boundary scan has been presented in [13]. An extending JTAG
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The maximum aggressor(MA) fault model was used in [19]. MA test
patterns are generated and applied to the interconnects by modiﬁed
boundary scan cells placed at the output of a core. The other modiﬁed
boundary scan cells cited at the input of a core (at the end of intercon-
nects) collect the integrity loss information. The drawback is that MA
fault model is not included inductance.
We completed our work in [20] in which we assumed that test pat-
terns are already generated based on a fault model including induc-
tance. The test patterns are scanned by an external tester into the
boundary scan cells and applied to the interconnects. The drawback
is that the proposed method is time consuming because of scanning
the test patterns through scan cells. In this paper we propose a new
test pattern generation architecture which generates and applies test
patterns almost at the speed of test clock (TCK). We also propose a
new fault model which covers all possible transitions on the intercon-
nects under test. This model also covers MA and some speciﬁc cases
presented in [25].
B. Contribution and Paper Organization
Our main contribution is a new fault model, called multiple transi-
tion (MT), and its correspondingtest mechanismusing boundaryscan
application. MT essentially is a superset of MA patterns that covers
all possible transitions on the interconnects known so far to stimulate
integrity losses. An on-chip mechanism is proposed to extend JTAG
standard to include testing interconnects for signal integrity based on
MT model. Upon this extension delay violations occurring on the in-
terconnects of high-speed SoCs can be tested using JTAG boundary
scan architecture. Using new instructions in JTAG architecture the
MT-patterns are generated and applied to the interconnects and the in-
tegrity test information is collected and sent out for ﬁnal test analysis,
reliability judgment and diagnosis.
Therestofthepaperisorganizedasfollows. SectionII describesthe
MT fault model and test pattern generation. The enhanced boundary
scan cells are proposed in Section III. Section IV explains the test
architecture and experimental results. Finally, the concludingremarks
are in Section V.
II. MULTIPLETRANSITION:F AULT MODEL AND PATTERN
GENERATION A. MT Fault Model
MA fault model[7] is a simpliﬁed modelused by many researchers
often for crosstalk analysis and testing of long interconnects. This
model, shown in Figure 1, assumes the signal traveling on a line V
(victim) may be affected by signals/transitions on other line(s) A (ag-
gressor) in its neighborhood. The coupling can be generalized by a
generic coupling component Z. The effect, in general, could be noise
(causing ringing and functionalerror) and delay(causing performance
to degrade). However,there is a controversyasto whatpatterns trigger
the maximal integrity loss. Speciﬁcally, in the traditional MA model
that takes only coupling C into account, all aggressors make a same
simultaneous transition in the same direction while the victim line is
kept quiescent (for maximal ringing) or makes an opposite transition
(for maximal delay). When mutual inductance comes into play, some
researchers showed that MA may not reﬂect the worst case and pre-
sented other ways (pseudorandom or deterministic) to generate test
patterns to create maximal integrity loss [10] [11] [12].
As reported in [25], a chip failed when the nearest aggressor line
changes in one direction and the other aggressors are in the opposite
direction. This cannotbe covered by MA fault model and some of the
above pseudorandom and deterministic test set generated with differ-
ent models. Exhaustive testing covers all situations but it is very time
consuming because the number of test patterns is huge. Additionally,
Z
Agressor (A)
Victim (V)
Pattern
Pair 1
Pattern
Pair 2 Output 2 Output 1
Fig. 1. Signal integrity faultmodel.
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Fig. 2. Comparison between MT and MA models.
exhaustive patterns include some cases that aggressors are in quies-
cent mode and obviously do not affect the victim line for noise and
delay. Therefore, they need not to be considered in the model or pat-
tern generators. Based on these observations and empirical evidence
by researchers, we deﬁne a new fault model and test set which cov-
ers all transitions on victim and multiple transition on aggressors. We
acknowledge that our multiple transition strategy refers to a speciﬁc
pattern generation mechanism. However, throughout this paper, we
call it multiple transition fault model for two reasons. First, we wanted
a terminology similar to maximum aggressorfault model widely used
[7] [8]. Second, because MT pattern set covers the high-speed inter-
connectcoupling faults comprehensively.
Figure 2 shows the simulation results of two MT-patterns (i)
0110110
￿ 1001001 and (ii) 0110101
￿ 1001010 and one MA-
pattern i.e. 1110111
￿ 0001000 applied to a seven interconnect sys-
tem while the middle one is victim and the others are aggressors. Ex-
traction and simulation are done by OEA tool (BUSAN) [22] and
TISPICE [21], respectively. The interconnect model is distributed
RLC and coupling capacitanceand mutual inductancesare considered
between the lines using OEA tool for 0
￿18µm technology. As shown,
MT-patterns create more delaycomparedto MA-pattern, ranging from
35 to 70ps dependingon the buffer size. Therefore, MA-patterns may
not be able to generate maximum noise/delay on the victim line when
inductance is included. Another scenario reported in [25] which ap-
plies a test pattern not covered by MA failed a chip.
Themainideabehindourproposedfaultmodelcalled multiple tran-
sition (MT) is having single victim, limited number of aggressors, full
transition on victim and multiple transition aggressors. The basis of
MT is still the effect of coupling componentsas shownin Figure 1. In
this case all the possible transitions on the victim and aggressors are
applied,whileonlyasubsetofthesetransitionsareappliedin MAfault
model. Anotherdifference between MT andMA is that the aggressors
in MA always changein the same direction. Brieﬂy, MA-patterns (see
Figure 3) is a subset of MT-patterns. MT is not an exhaustive model
because it does not cover quiescent cases of aggressor lines. For ex-
ample, assume that we have three interconnects and the middle one is
victim. Figure 4 shows all possible transitions on the aggressors and
victim line based on MT fault model. The test patterns for signal in-
tegrity are vector-pairs. As shown, when victim line is kept quiescent
at ’0’(column 1), four possibletransitions on the aggressorsare exam-
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Fig. 4. Transitions that MT and MA (shaded) models generate for a 3-line
interconnect.
ined. For example,the ﬁrst pair is ‘000’ and‘101’in which aggressors
change from ’0’ to ’1’. The MA-patterns (a subsetof MT-patterns) are
shaded in Figure 4.
Four cases are examined for each victim line when victim line is
quiescent at ’0’, ’1’ or changes from ’0’ to ’1’ or ’1’ to ’0’. As
shown in Figure 4, the number of required test patterns to cover all
possible transitions on the three interconnects is 4*23
￿1=16 when
the second line is in victim mode. The total number of required
test patterns is 3*16=48 when all three lines are examined in victim
mode. The number of test patterns for a group of m interconnects is
NPattern
￿ m
￿4
￿2m
￿1=m
￿2m
￿1.W h e n m, the total number of inter-
connects,increasesthenumberoftestpatternsincreasesexponentially.
Simulation show that in an interconnectsystem the lines which are far
away from the victim cannot affect much on the victim line. There-
fore, the number of lines (aggressor) after and before the victim line
can be limited. We deﬁne k as locality factor that is determined empir-
ically showing how far the effect of aggressorlines remain signiﬁcant.
Figure 5 shows the simulation results of different number of aggres-
sors in the victim neighborhoodwhile victim line is quiescentat 0. As
shown, when the number of interconnects on either side of the victim
increases the noise on the victim increases. The noise voltage differ-
encebetweenline k=3and k=4is Vnoise
￿k
￿4
￿
￿Vnoise
￿k
￿ 3
￿=0.048v
which for many systems can be assumed negligible. Therefore, k=3
is the locality factor in our simulation. We acknowledge that ﬁnding
suchlocality factoris technologyandapplicationdependent. However,
once a user based on application and accurate simulation provides it,
the total number of pattern and time to test integrity faults will be sig-
niﬁcantly reduced.
B. Test Pattern Generator
Analysis of the MT fault model test vector-pair shows that in some
transitions the value ofthe victim line shouldbe ﬁxed,while aggressor
lines change. In some other transitions, both victim and aggressors
lines change. It showsthatin all casesthe aggressorlines changefrom
one value to another (’0’ to ’1’ or ’1’ to ’0’) with every clock, while
in some cases, victim line value changes with every two clocks. This
important observationhelpsus to designa circuit to generatethese test
patterns. Figure 6 showsresorted test vectors shown in Figure 4. Each
row showsthatvictim changeseverytwoclocksandaggressorschange
every clock.
Figure 7 shows the required circuit for a three interconnectsystem.
The victim and aggressor lines are selected by using select lines of
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Fig. 6. Resorted test pattern for a three interconnectsystem.
MUXs (s1, s2 and s3). For example, when s1s2s3=’010’, the second
line is victim and others are aggressors. All four cases of victim line,
0
￿ 0 (quiescent at 0), 1
￿ 1 (quiescent at 1), 0
￿ 1a n d1
￿ 0, are
generated by this circuit. When an interconnect is in victim mode, the
related ﬂip ﬂop is clocked by clk
￿2 and the other aggressor ﬂip ﬂops
are clockedby clk. It meansthat the contentof the aggressorﬂip ﬂops
change every clock and the victim ﬂip ﬂop’s content changes every
two clocks.
The ﬂip ﬂops are initialized through I1, I2 and I3. Assume that
I1I2I3=’000’ as a seed value for the circuit and s1s2s3=’010’ (the sec-
ond line is victim), the test patterns are shown in the second row of
Figure 6. Fourpairs oftest patternsare generatedwith seed=’000’that
are (’000’,’101’), (’101’,’010’), (’010’,’111’) and (’111’,’000’). For
covering all possible transitions as shown in Figure 6, four seeds are
required. In the above three interconnect system, the seeds are ’000’,
’001’, ’100’ and ’101’. The total numberof required seedsto coverall
lines in victim mode in a three interconnect system is 3*4=12. For a
group of m interconnects, which m
￿2k
￿1, the total numberof seeds
are NSeed
￿ m
￿2m
￿1=
￿2k
￿1
￿
￿22k.
TheMT faultmodelcoversMA faultmodel. We considertwo seeds
for generatingtest vectors for MA fault model,i.e, ‘000’ and ‘101’. In
Figure 6, the shaded pattern shows the MA patterns which are gener-
ated based on these two seeds. It shows that after applying the ﬁrst
seed, ‘000’, the generated test patterns cover Pg0, df,a n dPg1 faults.
Thegeneratedtestpatternsafterapplyingthesecondseed,‘101’, cover
I2 I3
SI
QQ Q
O3 O2 O1
s2 s3 I1 s1
FF3 FF2 FF1
clk/2
clk
clk/2
clk
clk/2
clk
Fig. 7. Conceptof MT test pattern generator.
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Fig. 8. A Standard BoundaryScan Cell.
dr, Ng0 andNg1. Therefore, by such reordering only two seeds are suf-
ﬁcient for covering all 12 test patterns in the MA fault model.
III. ENHANCEDBOUNDARYSCAN CELL
Boundary scan is a widely used test technique that requires bound-
ary scan cells to be placed between each input or output pin and the
internal core logic. The standard provides an efﬁcient test method-
ology to test the core logic and the interconnects. Figure 8 shows a
conventionalstandard boundary scan cell (BSC) with shift and update
stages. Mode
￿ 1 puts the cell in the test mode. The data is shifted
through the shift register (Shift-DR state) during scan operation. Test
patterns scannedinto the boundary scan cells through the scan in port
(TDI) are applied in parallel during the Update-DR state (UpdateDR
signal). Circuit response is captured in parallel by the boundary scan
cells connected between internal logic and output pins and is scanned
out through the scan out port (TDO).
Using the JTAG standard (IEEE 1149.1), the interconnects can be
tested for stuck-at, open and short faults. This is possible by “EX-
TEST” instruction by which the TAP controller isolates the core logic
from the interconnects using the BSCs. But it was not intended to
test interconnects for signal integrity. We propose new cells and two
instructions for signal integrity loss testing. For this purpose, some
minor modiﬁcations are applied to the standard architecture to target
the interconnects for signalintegrity.
A. Pattern Generation BSC (PGBSC)
As mentioned before, a pair of test vectors are required to test in-
terconnects for signal integrity. These patterns can be applied to the
interconnects in a boundary scan architecture. For applying each pair,
the ﬁrst pattern is scanned into the conventional BSCs and then the
second pattern is scanned into the BSCs. Using UpdateDR,t h e ya r e
applied onto the interconnects. Scanning and applying patterns in this
way is very straightforward but needs a large number of clocks which
increases the overall test time. We propose a hardware-basedmethod
for test pattern generation basedon MT fault model. Test pattern gen-
eration is performed at the input side of the interconnects, that is the
output side of a core which drives the interconnects. The new BSC
that generate test patterns is called pattern generation BSC (PGBSC).
Boundaryscancell canbe utilized to supportthe proposedcircuitin
Figure 7. FF 2 in boundaryscan cell (see Figure 8) can be used as FFs
in Figure 7. A T ﬂip ﬂop generates half of a clock, which UpdateDR
plays the same role of clk in Figure 7. First, the initial values come
from TDI andare sentinto the FF 2. Theselectsignalsarealsoscanned
through TDI and selectvictim and aggressorlines.
In addition to its normal mode, PGBSC should work in two new
operational modes, victim and aggressor in signal integrity test
mode. The PGBSC architecture is shown in Figure 9. The shaded
components are those discussed in Figure 7. Only one extra control
signal (SI) is needed for this architecture. This signal is generated by
a new instruction, to be explained in Section 4. The PGBSC generates
the required test patterns for covering the MT fault model. Table I
shows the operation modes of the PGBSC. Depending on the select
line of the mux attached to FF3, this architecture has three modes:
Q1
Q3
TDI/previous cell
output pin  1
 0
Q2
FF3
T
CLK-FF2
TDO/next cell
core output
Q1
SI
   0 1
FF1
UpdateDR
ShiftDR
D2
FF2
 0
 1  0
 1
ClockDR
D1
Mode Q2
Fig. 9. PGBSC design.
TABLE I
OPERATIONALMODES OF THE PGBSC.
PGBSC Mode Q1 SI
Victim 1 1
Aggressor 0 1
Normal x 0
1) Victim mode: Q3 is selected. UpdateDR is divided by two and
applied to FF 2.B y e v e r y t w o UpdateDRs, the complemented
data is generatedin Q2 and it is transferred to the output pin.
2) Aggressor mode: UpdateDR is selected, but PGBSC is in sig-
nal integrity mode. UpdateDR is applied to the FF2. By each
UpdateDR, the complemented data is generated in Q2 and it is
transferred to the output pin.
3) Normal mode: UpdateDR is selected. It is the normal mode of
the PGBSC and UpdateDR is applied to the FF2.
Figure 10 shows the operation of a PGBSC. If PGBSC is in victim
mode,UpdateDRis dividedby twoandgeneratesCLK-FF2. If the ini-
tial value in Q2 be ’0’, then Q2 is ’1’ and is applied to D2 through the
feedback. By every two UpdateDR, the content of the FF2 is comple-
mented. On the other hand,if PGBSC is in aggressormode,CLK-FF 2
has the same frequency of UpdateDR and by each UpdateDR content
of FF 2 is complemented. As shown in Figure 9, Q2 is complemented
by eachCLK-FF 2 while Q2 is applied to output (i.e. interconnect).
Each interconnect acts as victim and aggressor. Therefore, in the
test sessioneach time the victim interconnectshould be speciﬁed. Af-
ter performing the test processon a victim, it will becomean aggressor
for other new victims. Brieﬂy, for complete interconnect testing, the
victim line rotates. Oneof the majoradvantagesoflimiting the number
of aggressor lines is that parallel testing of the interconnects is possi-
ble. Because,in each step of test we need at most k lines as aggressor
before and after the victim line. We use an encoded data to specify the
victim which is called victim-select data.
TableII showsthe scannedin victim-selectdata for a n-bit intercon-
nect system, to be stored in FF1 while the locality factor k=2. After
specifying the victim, the test vectors are generated by the PGBSC
and applied to the interconnects. Then, the new victim line is speciﬁed
and the process will be repeated for the new victim. As shown in Ta-
ble II, when we scan in the ’100100...100’ to n PGBSCs, the ﬁrst line
’1’
Victim mode Aggressor mode
Q2
UpdateDR
CLK-FF2
’1’
Fig. 10. The operationof the PGBSC.
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ENCODED DATA FOR VICTIM LINE IN A n INTERCONNECT SYSTEM.
Victim location Victim-select data
VAAVAA...VAA 100100...100
AVAAVAA...VA 0100100...10
AAVAAVAA...V 00100100...1
01: for (k= 1 to NSeed)
02:
￿
03: Scan seed k into FF 2
04: Activate signalintegrity test mode (SI=1)
05: Scan the ﬁrst victim-select data
06: For (i=1 to k) //Total # of shifts for victim-select data
07:
￿
08: Apply 4 UpdateDRs. // Pattern generation
09: Shift one ’0’ into FF1 // Selecting new victim
10:
￿
11:
￿
Fig. 11. Test pattern generation procedureusing PGBSC.
is victim and the next two lines are aggressors for ﬁrst interconnect
and the fourth one. Therefore, [n
￿
￿k
￿1
￿]=[n/3] victims are tested si-
multaneously. As shown, with one clock the victims locations change
’0100100...10’. Only two rotates are enough for covering the whole
interconnects to act as victim and aggressorfor each initial value.
The generic behavior of test pattern generation and applying pro-
cedure is shown in Figure 11. This behavior will be executed by a
combination of automatic test equipment (ATE) and TAP controller.
The ﬁrst seed is applied to the new BSCs as an initial value into FF 2.
The victim andaggressorsare selectedwith victim-selectdatascanned
into FF 1 and then the cells are set in SI mode to start generating test
patterns. After generating test vectors and applying them to the in-
terconnects, a new victim is selected and the process will be repeated
with the same initial value. Note carefully that at the end of the ﬁrst
step again the same seed would be in FF 2. The same process will be
repeated for all initial values.
Equation 1 shows the number of required clocks to generate and
apply MT test patterns by using the enhanced boundary scan archi-
tecture. This formula is extracted based on the test pattern generation
procedure shown in Figure 11. The number of required clocks to scan
and apply MT test patterns by conventional boundary scan architec-
ture through TDI is shown in Equation 2. The test application time
reduction ratio (TR) is shown in Equation 3.
NTCK
￿Enhanced BS
￿
￿NSeed
￿2n
￿8k
￿ (1)
NTCK
￿Conv
￿ BS
￿
￿m
￿NPattern
￿n
￿4
￿ (2)
TR%
￿
NTCK
￿Conv
￿ BS
￿
￿NTCK
￿Enhanced BS
￿
NTCK
￿Conv
￿ BS
￿
￿100% (3)
While we keep the MT model, our test methodology does not de-
pend on the test patterns. Any other test patterns (pseudorandom or
deterministic) generated with other models can be applied by the ex-
ternal tester through the new boundary scan cells in the conventional
mode of the boundary scanarchitecture.
B. ObservationBSC (OBSC)
In [20], we proposed a new BSC at the receiving side of the inter-
connects which employs the ILS cell. Figure 12 shows the new BSC
named observation BSC (OBSC). As shown, ILS is added to the re-
ceiving side cells. TheILS capturessignals with noiseanddelay atthe
end of the interconnect. If it receives a signal with integrity problem
(eg. delay violation) it shows a 0
￿ 1
￿ 0 pulse at the output and the
FF is setto ’1’. If SI=1, the signalF is selected. The capturedintegrity
data is scanned out every Shift-DR state through the scan chain for ﬁ-
nal evaluation. When SI=0, the ILS is isolated and each OBSC acts as
a standard BSC.
SI
ShiftDR
TDI/previous cell
Mode
Input pin
F
TDO/next cell
FF ILS
 0
 1
sel
 1
 0
 1
 0
Core input
UpdateDR ClockDR
Q1 D1
FF1
Q2 D2
FF2
Fig. 12. ObservationBSC.
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Fig. 13. Test Architecture
Theobservationofthesignalintegrity informationcanbeperformed
in three methods are: 1) Method 1: Reading out after applying each
test patterns, 2) Method 2: Reading out after applying a subsetof test
patterns, and 3) Method 3: Reading out once after applying the entire
test patterns. Selecting the methods depends on the acceptable time
overhead. The ﬁrst method is very time consuming,but it shows max-
imum integrity information as to which pattern caused the violation
on each interconnect. The third method is very fast with minimum in-
tegrity information because the obtained information shows only the
type of faultbutnotwhich pattern or whichsetof patternshave caused
the integrity fault. Method 2 can help user to do a tradeoff between
test time and accuracy.
IV. BOUNDARYSCAN IMPLEMENTATION
A. Test Architecture
Figure 13 shows the overall test architecture for a small SoC. The
JTAGinputs(TDI, TCK, TMS, TRST andTDO) are still usedwithout
any modiﬁcation. A new instruction is deﬁnedto beusedfor signalin-
tegrity test for reading out the test results. As shown in Figure 13, the
sending side cells of the IUTs are changedto PGBSCs and the receiv-
ing end cells to OBSCs. For bidirectional interconnects, the PGBSC
and OBSC cell are used for both sides as shown between Corej and
Corel. Theother cells are standardBSCs which are presentin the scan
chain during the signal integrity test mode. The integrity information,
after applying one, some or all the patterns the signal integrity infor-
mation shownby F is scannedoutto determinewhich interconnecthas
a problem.
Two new instructions are used for test pattern generation and in-
tegrity test information reading out. G-SITEST instruction is used for
test pattern generation using the enhancedarchitecture and allows test-
ing interconnects between the chips in an SoC. O-SITEST instruction
is similar to the EXTEST instruction with an additional control signal,
SI activated. See more details of the instructions in [19].
B. Simulation Results
The enhanced boundary scan cell and architecture is implemented
by Synopsys synthesizer [26]. The total area overhead for conven-
tional BSA cell and enhanced BSA cell (ILS) is shown in Table III.
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COST ANALYSIS FOR BOUNDARY SCAN CELLS.
Test Cost[NAND]
Architecture Sending Observing Bidirectional
Conventional Cells 26 26 78
EnhancedCells 36 38 100
TABLE IV
MT-PATTERNAPPLICATIONTIME.
MT-Pattern Application Time [Cycle]
Method n=8 n=16 n=32
k=2 k=3 k=2 k=3 k=2 k=3
NTCK 2560 17920 3840 25088 6400 39424
Enhanced BS
NTCK 19200 150528 32000 250880 57600 451584
Conv. BS
TR% 86.1% 88.5% 88.3% 90.3% 88.9% 91.8%
The enhanced cells are almost 40% more expensive compared to the
conventional one. Considering the overall cost of boundary scan ar-
chitecture (cells, controller, etc.) additional overhead of components
is still negligible (less than 5%).
Table IV shows the comparison between using enhancedboundary
scan to generate and apply MT-patterns and conventional boundary
scan to scan in and apply the MT-patterns. As shown, the application
time reduction ratio is between 86 to 92%.
Table V shows a comparison between three methods described in
Subsection III-B for different number of interconnectsundertestn and
locality factor k. The table shows that the number of clocks required
for methods 3 is signiﬁcantly lower than method 1. However, method
1 provides much information about type and location of the integrity
faults. In method 2, we have performed one scan-out operation per
victim line. Method2canbeusedto tradeofftesttime versusaccuracy.
Table VI shows maximum noise voltage and delay comparison be-
tween different k’s for MT and MA fault model. As shown, for k=2,
MT and MA show almost the same maximum noise and delay. The
simulation for k=3,4 shows more delay for MT model compared to
MA model while the noise is almost the same for these two models.
V. CONCLUSION
We target enhancing the IEEE 1149.1 JTAG boundary scan stan-
dard that is the most widely used test methodology in industry. The
enhancement allows testing SoC interconnects for integrity loss. The
importance of distorted signals in gigahertz systems justiﬁes the cost
TABLE V
OBSERVATIONTEST TIME COMPARISON.
ObservationTest Time [Cycle]
Methods n=8 n=16 n=32
k=2 k=3 k=2 k=3 k=2 k=3
Method 1 2560 14336 5120 28672 10240 57344
Method 2 16 16 32 32 64 64
Method 3 8 8 16 16 32 32
TABLE VI
SIMULATION RESULTS.
k MT MA
Vnoise
￿V
￿ Delay
￿ps
￿ Vnoise
￿V
￿ Delay
￿ps
￿
k=2 0.351 470.5 0.348 468.5
k=3 0.408 472.3 0.404 450.7
k=4 0.420 483.4 0.415 440.9
overhead for the integrity loss sensors. The proposed MT fault model
and patterns cover all possibletransitions on the interconnectsto stim-
ulate integrity loss. MT patterns are generated and applied using en-
hancedboundary scan cells.
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